Implementation of CORDIC-Based QRD-RLS Algorithm on Altera Stratix FPGA with Embedded Nios Soft Processor Technology
ثبت نشده
چکیده
WP-STXQRD-01 This white paper describes the implementation of the QR decomposition-based recursive least squares (RLS) algorithm on Altera StratixTM FPGAs. Coordinate Rotation by Digital Computer (CORDIC) operators can be efficiently time-shared to perform the QR decomposition while consuming minimal resources. Back substitution can then be performed on the embedded soft Nios processor by utilizing custom instructions to yield the final weight vectors. Analytical resource estimates along with actual implementation results illustrating the weight calculation delays are also presented.
منابع مشابه
Implementation Of Quadratic Rotation Decomposition Based Recursive Least Squares Algorithm
Quadratic Rotation decomposition (QRD) based recursive least squares (RLS) algorithm can be used in variety of communication applications and its low complexity implementation can be of interest. In this paper we have presented FPGA implementation of QRD based RLS algorithm using Coordinate Rotation by Digital Computer (CORDIC) operator. FPGA resource estimates along with actual implementation ...
متن کاملFPGA Implementation of Non-Linear Cryptography
The paper focuses on the design and Field Programmable Gate Array (FPGA) implementation of embedded system for time based dual encryption scheme with Delay Compulsion Function (DCF) and also illustrates the application of DCF in time based cryptography. Further, the strength of the time based FPGA encryption algorithm with and without using DCF is analyzed using a Nios II processor. This propos...
متن کاملCustom Fpga Cryptographic Blocks for Reconfigurable Embedded Nios Processor
This paper introduces two custom blocks for Nios reconfigurable embedded processor implemented on Altera Field Programmable Gate Arrays (FPGAs). When operations like modular multiplication and modular exponentiation of long integers or other complex algebraic functions are performed on a general-purpose processor they usually consume a lot of processor resources and execution times are not sati...
متن کاملA Real-Time Marker-Based Visual Sensor Based on a FPGA and a Soft Core Processor
This paper introduces a real-time marker-based visual sensor architecture for mobile robot localization and navigation. A hardware acceleration architecture for post video processing system was implemented on a field-programmable gate array (FPGA). The pose calculation algorithm was implemented in a System on Chip (SoC) with an Altera Nios II soft-core processor. For every frame, single pass im...
متن کامل